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Implementing ultra-high-value floating
tunable CMOS resistors
A. Tajalli, Y. Leblebici and E.J. Brauer
A compact high-value ﬂoating resistor utilising PMOS devices in the
subthreshold region is introduced. A test chip has been fabricated in
0.18 mm CMOS technology to verify the proposed concept. This tech-
nique has been applied to design a reconﬁgurable sixth-order very-low-
cutoff-frequency MOSFET-C ﬁlter.
Introduction: Integrated high-value resistors (HVR) are key elements in
many applications. Compact HVRs can be applied for biasing purposes
or for implementing very-low-frequency ﬁlters [1, 2]. In addition to
achieving high resistance, usually it is necessary to have good tuning
capability of the resistor value, thus the controllability of the HVR is
another important design issue. In this Letter, a compact HVR is intro-
duced that utilises only PMOS transistors operating in the subthreshold
regime. The resistance is adjustable in a very wide range. This property
makes this technique very suitable for ultra-low-power reconﬁgurable
applications. A test chip has been fabricated in conventional 0.18 mm
CMOS technology and characterised to verify this concept. The pro-
posed HVR has been applied to implement a low-frequency
MOSFET-C ﬁlter with a wide tuning range and a constant dynamic
range (DR).
Proposed HVR structure: To implement very-large-value resistors
utilising conventional MOS transistors biased in the triode region,
very long channel devices are needed. Fig. 1 (inset) shows the proposed
device in which the transistor is biased in the subthreshold regime [3, 4].
In this conﬁguration, the bulk of the PMOS device (which is an isolated
n-well) is connected to its drain. Thus, by increasing VSD, the threshold
voltage of this device is modiﬁed, and consequently, the drain current
will increase. This dependence of the current on drain voltage results
in a large and ﬁnite output conductance that can be expressed as
follows, based on the EKV model [5]:
GSD ¼ ðISD=nUT Þ½n=ð1 expðVSD=UtÞÞ  1 ð1Þ
where Ut ¼ kT/q is the thermal voltage, and n is the subthreshold slope
factor of the proposed PMOS device. It can also be shown that, for zero
voltage drop across the source-drain, the ﬁnite conductance (output
resistance) of the device can be calculated as:
GSD0 ¼ GSDjVSD¼0ðI0=UT Þ expðVSG=nUtÞ ð2Þ
where I0 ¼ 2npmCox(W/Le)UT2exp(2jVT0j/nUt) (m is the carrier mobi-
lity, Cox is the gate oxide capacitance per unit area, VT0 is the threshold
voltage of PMOS device,W is the width of device, and Le is the effective
device length). GSD0 in (2) depends on VSG and hence the value of this
resistance can be adjusted through VSG. Note that (1) and (2) are valid for
VSD5 0. When VSD becomes negative, the device switches to moderate
inversion and the current increases considerably.
Fig. 1 shows the measured I–V characteristics of the proposed PMOS
device implemented in 0.18 mm technology. As this Figure shows, the
device exhibits a very high resistivity for VSD . 0 V as predicted by
(1). For VSD , 0 V the current increases considerably and the device
shows a low output resistance. By keeping the source–gate voltage
(VSG) low (in the order of thermal voltage Ut), it is possible to obtain
a very high value resistor while the device size can be very small
(in the proposed test chip, the size of the test device is W/L ¼ 0.25/
0.4 mm). Based on these results, the proposed device can be utilised
to implement very high value resistors (in the range of 100 MV)
with very good control on the resistance value through VSG. For VSD
larger than 0.5 V, the source-bulk p–n junction diode begins to
conduct signiﬁcant current and hence it limits the useful voltage head-
room for utilising the device as a resistor.
Fig. 2 shows the implementation of a ﬂoating resistor with a sym-
metric I–V characteristic. In this circuit, M1 and M2 are two identical
PMOS devices that realise a symmetric resistance with respect to the
polarity of the voltage applied across its terminals. The total resistance
seen at the output is Req ¼ RSD1þ RSD2 while M3 biases the gate–
source of both transistors. According to Fig. 1, when DV . 0 V, then
RSD1  RSD2 and hence Req ’ RSD2, and for DV, 0 V, then RSD2 
RSD1 and hence Req ’ RSD1. Fig. 3a shows the measured I–V character-
istics of the proposed ﬂoating resistor. The resistance of the circuit,ELECTRONICS LETTERS 28th February 2008 Vol.
Authorized licensed use limited to: EPFL LAUSANNE. Downloaded on December 14which varies between 100 kV and 1 GV, can be changed by adjusting
the gate voltage of the PMOS devices. Fig. 3b shows the measured
resistance of the proposed circuit versus VSG ¼ VM2 VB. For low VSG
values, the devices M1 and M2 are in the subthreshold region and
hence, based on (2), the equivalent resistance of the circuit is very
high and can be adjusted over a wide range. When VSG increases, the
devices enter a moderate and then a strong inversion region and hence
the resistivity and tuning range will decrease.
Fig. 1 Measured I–V characteristics of bulk-drain connected PMOS device
Fig. 2 Conﬁguration of proposed symmetric ﬂoating tunable resistor,
consisting of two bulk-drain connected PMOS devices
Fig. 3 Measured characteristics
a I–V characteristics of ﬂoating resistor for different bias voltages
b Variation of resistivity against VSG44 No. 5
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Application to ﬁlter design: The proposed compact and high resistivity
circuit has been used to design a very-low-frequency sixth-order
Butterworth MOSFET-C ﬁlter. A two-stage Miller compensated ampli-
ﬁer has been utilised for this purpose [6]. Fig. 4 shows the frequency
response of this ﬁlter for different controlling current values (IB in
Fig. 2). Thanks to the wide tuning range of the resistors, the proposed
ﬁlter can be applied in a very wide frequency range. In this example,
the cutoff frequency of the ﬁlter can be adjusted from 3 Hz to
106 kHz without switching the ﬁlter capacitors and it is adjusted only
by changing the value of resistors, via control current IB. Based on (1)
and (2), the linearity (or dependence of RSD on VSD) in the proposed
resistor does not change by scaling the resistance value. Hence, it is
expected that the linearity performance of the ﬁlter remains unchanged
for different cutoff frequencies. Simulated total harmonic distortion
(THD) shows less than 5 dB variation for different ﬁlter cutoff frequen-
cies. Meanwhile, the total RMS (root mean square) noise of the ﬁlter is
260 mVrms for the lowest cutoff frequency and changes by less than 12%
for the entire tuning range thanks to the constant capacitor sizes. Based
on these results, the proposed approach offers a very wide tuning range
ﬁlter with an almost constant dynamic range (DR).
Fig. 4 Frequency response of proposed sixth-order MOSFET-C ﬁlter con-
trolled by IBELECTRONIC
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high-value tunable ﬂoating resistors has been proposed. Biased in the
subthreshold regime, two small-size PMOS devices with shorted bulk-
drain terminals are used to implement the high-resistance element.
Measurement results in conventional 0.18 mm CMOS technology
conﬁrm the proposed concept. Based on the proposed device, a very-
wide-tuning-range constant dynamic range MOSFET-C ﬁlter has been
designed and demonstrated.
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